

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|--------------------------------------|-----------------------------------|----------------------|-------------------------|------------------|--|
| 09/648,044 | 08/25/2000 | CHANDRA V. MOULI | MIO 0054 PA | 6800 | |
| 7590 01/14/2005 | | | EXAMINER | | |
| KILWORTH GOTTMAN HAGAN & SCHAEFF LLP | | | NADAV, ORI | | |
| | N CENTRE SUITE 500 MAIN STREET | | ART UNIT | PAPER NUMBER | |
| DAYTON, OH | | | 2811 | | |
| | | | DATE MAILED: 01/14/2005 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | A 12 12 | | - AL | | | |
|--|---|--|--|-------------|--|--|--|
| | | Application No. | Applicant(s) | • | | | |
| Office Astion Comments | | 09/648,044 | MOULI ET AL. | | | | |
| | Office Action Summary | Examiner | Art Unit | | | | |
| | | ori nadav | 2811 | , | | | |
| Period fo | The MAILING DATE of this communication or Reply | n appears on the cover sheet w | vith the correspondence addr | ess | | | |
| THE - Exte after - If the - If NO - Failu | ORTENED STATUTORY PERIOD FOR R MAILING DATE OF THIS COMMUNICATI nsions of time may be available under the provisions of 37 C SIX (6) MONTHS from the mailing date of this communication repriod for reply specified above is less than thirty (30) days, repriod for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the red patent term adjustment. See 37 CFR 1.704(b). | ON. FR 1.136(a). In no event, however, may a on. a reply within the statutory minimum of this period will apply and will expire SIX (6) MOI statute, cause the application to become A | reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this comm BANDONED (35 U.S.C. § 133). | munication. | | | |
| Status | | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on | 05 November 2004. | | | | | |
| 2a) <u></u> | | This action is non-final. | | | | | |
| 3)□ | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | |
| Disposit | ion of Claims | | | | | | |
| 5)□ 6)⊠ 7)□ | Claim(s) 1-14 and 45-57 is/are pending in 4a) Of the above claim(s) is/are wit Claim(s) is/are allowed. Claim(s) 1-14 and 45-57 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction a | hdrawn from consideration. | | | | | |
| Applicati | ion Papers | | | | | | |
| 9)[| The specification is objected to by the Exa | miner. | | | | | |
| 10) | The drawing(s) filed on is/are: a) | accepted or b) objected to | by the Examiner. | | | | |
| | Applicant may not request that any objection to | o the drawing(s) be held in abeya | nce. See 37 CFR 1.85(a). | | | | |
| 11)[| Replacement drawing sheet(s) including the or The oath or declaration is objected to by the | · | • | | | | |
| Priority u | ınder 35 U.S.C. § 119 | | · | | | | |
| a) | Acknowledgment is made of a claim for for All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Besee the attached detailed Office action for a | ments have been received. ments have been received in A priority documents have been ureau (PCT Rule 17.2(a)). | Application No received in this National St | age | | | |
| 2) Notice | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-94 mation Disclosure Statement(s) (PTO-1449 or PTO/S | 8) Paper No(B/08) 5) Notice of I | Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-1 | 52) | | | |
| Pape | r No(s)/Mail Date | 6) U Other: | · | | | | |

Application/Control Number: 09/648,044

Art Unit: 2811

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 45, 47, 49-51 and 55 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Wieczorek et al. (6,352,885).

Wieczorek et al. teach in figure 2E and related text a circuit structure comprising a semiconductor layer 101; a source region and a drain region 138, 139 in the semiconductor layer which are lightly doped and heavily doped with a first conductivity-type dopant; a channel region located between the source/drain regions;

a gate oxide layer located on a surface of the channel region; and

a gate electrode 104 comprising polysilicon and one or more additional layers 22 selected from the group consisting of metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks) having first and second leading edges located on a portion of the gate oxide layer,

where a portion of the gate oxide layer 105 defines a first overlap region which is only beneath the gate electrode and adjacent the first leading edge and inward of the second leading edge and a second overlap region of the oxide layer (the thick oxide Art Offic. 2011

layer located directly next to layer 105) located only beneath said gate structure and adjacent said first overlap region and said second leading edge and adjacent the drain region, the overlap region having an ion implant concentration higher than in said second overlap region and all remaining oxide layer portions extending outwardly from both the first and second leading edges of the gate structure, and which can be effective to lower the surface electrical field in the overlap region, and including a pair of spaces 137 adjacent the gate electrode.

Regarding claim 47, Wieczorek et al. teach a channel region between a pair of filed isolation regions 102, wherein all remaining gate oxide layer portions extending between said pair of filed isolation regions.

Claim Rejections - 35 USC § 102/103

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 3, 5-7 and 56 are rejected under 35 U.S.C. 102(b) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over Wieczorek et al. (6,352,885). Wieczorek et al. teach in figure 2E and related text a circuit structure comprising a semiconductor layer 101; a source region and a drain region 120, 130 in the semiconductor layer which are lightly doped and heavily doped with a first conductivity-type dopant; a channel region located between the source/drain regions;

an oxide layer 105, 125 formed on the semiconductor layer,

a gate electrode 104 formed on a portion of the oxide layer and having first and second leading edges, and

where a portion of the oxide layer defines a first overlap region 105 which is beneath the gate electrode and adjacent the first leading edge and inward of the second leading edge and a second overlap region of the oxide layer located beneath said gate structure and adjacent said first overlap region and said second leading edge and adjacent the drain region, the overlap region having an ion implant concentration higher than in said second overlap region 125 and all remaining oxide layer portions extending outwardly from both the first and second leading edges of the gate structure, and which can be effective to lower the surface electrical field in the overlap region.

Wieczorek et al. do not explicitly state that the impurity concentration is sufficient to lower the surface electrical field in the overlap region. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use sufficient

impurity concentration in Wieczorek et al.'s device to lower the surface electrical field in the overlap region in order to improve the device characteristics.

Regarding claim 56, Wieczorek et al. teach in figure 2E source and drain regions each having first and second dopants 120, 139, wherein the second dopant extending deeper into the semiconductor layer than the first dopant.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 2, 4, 8-9, 48 and 52-53 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wieczorek et al. in view of Akram.

Wieczorek et al. teach substantially the entire claimed structure, as applied to claim 1 above, except using a fluorine concentration of about 1 E 18 atoms per cubic centimeter. Akram teaches using fluorine. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a fluorine concentration of about 1 E 18 atoms per cubic centimeter in Wieczorek et al.'s device, in order to increase the effective gate thickness of the device and since it is within the

skills of an artisan in order to improve the characteristics of the device by routine experimentation and optimization. Note that differences in concentration or temperature do not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is critical. "[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re. Aller , 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also. In re. Hoeschele , 406 F.2d 1403, 160 USPQ 809 (CCPA 1969). For more recent cases applying this principle, see. Merck & Co. Inc. v. Biocraft Laboratories Inc. , 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied , 493 U.S. 975 (1989), and. In re. Kulling , 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990).

Regarding claims 8-9 and 52-53, Akram teaches a gate electrode being a gate stack 104 comprising polysilicon and one or more additional layers 22 selected from the group consisting of metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks) having first and second leading edges located on a portion of the gate oxide layer. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a gate electrode comprising a gate stack electrode 104 comprising polysilicon and one or more additional layers 22 selected from the group consisting of metals, metal alloys, highly doped polysilicon, silicides, and polycides (polysilicon/metal silicide stacks) having first and second leading

edges located on a portion of the gate oxide layer, in Wieczorek et al.'s device, in order to reduce the contact resistance of the device.

Claims 10 and 54 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wieczorek et al. in view of Admitted Prior Art (APA).

Wieczorek et al. teach substantially the entire claimed structure, as applied to claims 3 and 47 above, except a gate electrode is comprised of a layer of polysilicon, a layer of titanium nitride deposited on the polysilicon layer, and a layer of tungsten deposited on the titanium layer. APA teaches in figure 1 a gate electrode is comprised of a layer of polysilicon 18, a layer of titanium nitride 20 deposited on the polysilicon layer, and a layer of tungsten 22 deposited on the titanium layer. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a gate electrode comprising of a layer of polysilicon, a layer of titanium nitride deposited on the polysilicon layer, and a layer of tungsten deposited on the titanium layer in Wieczorek et al.'s device, in order to reduce the contact resistance of the device.

Claims 11-12,14 and 57 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wieczorek et al. in view of Motoyoshi et al. (JP 6-53492).

Regarding claim 12, Wieczorek et al. teach substantially the entire claimed structure, as applied to claim 3 above, except using the transistor in a CMOS configuration.

Motoyoshi et al. use a transistor having a gate oxide comprising fluorine in a CMOS configuration. it would have been obvious to a person of ordinary skill in the art at the

Application/Control Number: 09/648,044

Art Unit: 2811

time the invention was made to use Wieczorek et al.'s transistor in a CMOS configuration in order to use the device in a specific application which requires a CMOS device.

Regarding claims 11 and 57, Motoyoshi et al. teach in figure 7 a pair of conductive studs and an interlevel dielectric layer provided on the semiconductive layer, the interlevel dielectric layer have a pair of through holes, each accommodating one of each the pair of conductive studs, and one of each the pair of conductive studs contacting one of each the source/drain regions. It would have been obvious to a person of ordinary skill in the art at the time the invention was made to use a pair of conductive studs through an interlevel dielectric layer provided on the semiconductive layer, the interlevel dielectric layer have a pair of through holes, each accommodating one of each the pair of conductive studs contacting one of each the source/drain regions in Wieczorek et al.'s device in order to operate the device in its intended use. Note that the device would not operate without external connections.

Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wieczorek and Motoyoshi et al., as applied to claim 12, and further in view of Akram. Wieczorek et al. and Motoyoshi et al. teach substantially the entire claimed structure, as applied to claim 12 above, except using a fluorine concentration of about 1 E 18 atoms per cubic centimeter. Akram teaches using fluorine. It would have been obvious to a

person of ordinary skill in the art at the time the invention was made to use a fluorine concentration of about 1 E 18 atoms per cubic centimeter in Wieczorek et al. and Motoyoshi et al.'s device, in order to increase the effective gate thickness of the device and since it is within the skills of an artisan in order to improve the characteristics of the device by routine experimentation and optimization. Note that differences in concentration or temperature do not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such concentration or temperature is critical. "[W]here the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the optimum or workable ranges by routine experimentation." In re Aller, 220 F.2d 454, 105 USPQ 233, 235 (CCPA 1955). See also In re Hoeschele, 406 F.2d 1403, 160 USPQ 809 (CCPA 1969). For more recent cases applying this principle, see Merck & Co. Inc. v. Biocraft Laboratories Inc., 874 F.2d 804, 10 USPQ2d 1843 (Fed. Cir.), cert. denied, 493 U.S. 975 (1989), and In re Kulling, 897 F.2d 1147, 14 USPQ2d 1056 (Fed. Cir. 1990).

Response to Arguments

Applicant's arguments with respect to claims 1-14 and 45-57 have been considered but are most in view of the new ground(s) of rejection.

Papers related to this application may be submitted to Technology center (TC) 2800 by facsimile transmission. Papers should be faxed to TC 2800 via the TC 2800 Fax center located in Crystal Plaza 4, room 4-C23. The faxing of such papers must conform with the notice published in the Official Gazette, 1096 OG 30 (November 15, 1989). The Group 2811 Fax Center number is (703) 308-7722 and 308-7724. The Group 2811 Fax Center is to be used only for papers related to Group 2811 applications.

Any inquiry concerning this communication or any earlier communication from the Examiner should be directed to *Examiner Nadav* whose telephone number is **(571) 272-1660**. The Examiner is in the Office generally between the hours of 7 AM to 4 PM (Eastern Standard Time) Monday through Friday.

Any inquiry of a general nature or relating to the status of this application should be directed to the **Technology Center Receptionists** whose telephone number is **308-0956**

O.N. January 11, 2005 ORI NADAV
PRIMARY EXAMINER
TECHNOLOGY CENTER 2800

_ / / 04/ C

Page 10